


BECKHOFF

CB1051

Manual

rev 1.4



ATX power supply

Contents

0	Document History	6
1	Introduction	7
1.1	Notes on the Documentation	7
1.1.1	Liability Conditions	7
1.1.2	Copyright.....	7
1.2	Safety Instructions	8
1.2.1	Disclaimer	8
1.2.2	Description of Safety Symbols.....	9
1.3	Essential Safety Measures	10
1.3.1	Operator's Obligation to Exercise Diligence	10
1.3.2	National Regulations Depending on the Machine Type	10
1.3.3	Operator Requirements	10
1.4	Functional Range.....	11
2	Overview	12
2.1	Features.....	12
2.2	Specifications and Documents	14
3	Connectors.....	15
3.1	Power Supply, System Connectors, CPU	16
3.1.1	Power Supply.....	16
3.1.2	System	18
3.1.3	CPU Socket	19
3.1.4	CMOS Battery.....	20
3.2	Back Panel Connectors	21
3.2.1	PS/2 Keyboard and Mouse.....	22
3.2.2	Parallel port, serial ports, VGA	23
3.2.3	USB and LAN.....	25
3.2.4	Audio Connectors	27
3.3	SATA, PATA, FDD, Memory.....	28
3.3.1	IDE interface	28
3.3.2	SATA interfaces	29
3.3.3	Floppy interface	30
3.3.4	Memory	32
3.4	Internal Connectors	35
3.4.1	USB 5-8	35
3.4.2	Serial ports COM2 to COM4.....	36
3.4.3	LVDS.....	37
3.4.4	TV-Out	39
3.4.5	Aux-In & CD-In.....	40
3.4.6	S/PDIF	41
3.4.7	PCI interfaces	42
3.4.8	PCI-express interfaces (x1)	44
3.4.9	PCI-express interface (x16)	45
3.4.10	SMB/I2C.....	48
3.4.11	Fan Connectors	49
3.5	Jumper Settings	50
3.5.1	Clear CMOS.....	50

Contents

3.5.2	BIOS Select	51
3.5.3	Jumper: Keyboard Power (KBPWR).....	52
4	BIOS Settings.....	53
4.1	Remarks for Setup Use	53
4.2	Top Level Menu	53
4.3	Standard CMOS Features	54
4.3.1	IDE Channel 0 Master/Slave	55
4.4	Advanced BIOS Features	56
4.4.1	CPU Feature	58
4.4.2	Hard Disk Boot Priority	59
4.5	Advanced Chipset Features	60
4.5.1	PCI Express Root Port Function.....	62
4.6	Integrated Peripherals	63
4.6.1	OnChip IDE Devices.....	64
4.6.2	Onboard Devices	65
4.6.3	SuperIO Devices.....	66
4.7	Power Management Setup	68
4.8	PnP/PCI Configuration.....	70
4.8.1	IRQ Resources	72
4.9	PC Health Status	73
4.10	Frequency/Voltage Control	75
4.11	Load Fail-Safe Defaults	76
4.12	Load Optimized Defaults	76
4.13	Set Password.....	76
4.14	Save & Exit Setup	76
4.15	Exit Without Saving.....	76
5	BIOS update.....	77
6	Mechanical Drawings	78
6.1	PCB: Mounting Holes	78
7	Technical Data	79
7.1	Electrical Data.....	79
7.2	Environmental Conditions.....	79
7.3	Thermal Specifications	80
8	Support and Service	81
8.1	Beckhoff's Branch Offices and Representatives	81
8.2	Beckhoff Headquarters	81
8.2.1	Beckhoff Support	81
8.2.2	Beckhoff Service	81
I	Annex: Post-Codes	83
II	Annex: Resources.....	86
	IO Range	86
	Memory Range.....	86
	Interrupt	86
	PCI Devices.....	87
	SMB Devices	87

0 Document History

Version	Changes
0.1	initial pre-release
0.2	updated annex (PCI and SMB devices), changed orientation of one connector symbol (fan), minor changes
1.0	initial release
1.1	updated PCI table
1.2	updated contact details, minor changes
1.3	updated PHY in block diagram, documented push-button switches
1.4	updated LAN pinout in chapter 3.2.3



NOTE

All company names, brand names, and product names referred to in this manual are registered or unregistered trademarks of their respective holders and are, as such, protected by national and international law.

1 Introduction

1.1 Notes on the Documentation

This description is only intended for the use of trained specialists in control and automation engineering who are familiar with the applicable national standards. It is essential that the following notes and explanations are followed when installing and commissioning these components.

1.1.1 Liability Conditions

The responsible staff must ensure that the application or use of the products described satisfy all the requirements for safety, including all the relevant laws, regulations, guidelines and standards.

The documentation has been prepared with care. The products described are, however, constantly under development. For that reason the documentation is not in every case checked for consistency with performance data, standards or other characteristics. None of the statements of this manual represents a guarantee (Garantie) in the meaning of § 443 BGB of the German Civil Code or a statement about the contractually expected fitness for a particular purpose in the meaning of § 434 par. 1 sentence 1 BGB. In the event that it contains technical or editorial errors, we retain the right to make alterations at any time and without warning. No claims for the modification of products that have already been supplied may be made on the basis of the data, diagrams and descriptions in this documentation.

1.1.2 Copyright

© This documentation is copyrighted. Any reproduction or third party use of this publication, whether in whole or in part, without the written permission of Beckhoff Automation GmbH, is forbidden.

1.2 Safety Instructions

Please consider the following safety instructions and descriptions. Product specific safety instructions are to be found on the following pages or in the areas mounting, wiring, commissioning etc.

1.2.1 Disclaimer

All the components are supplied in particular hardware and software configurations appropriate for the application. Modifications to hardware or software configurations other than those described in the documentation are not permitted, and nullify the liability of Beckhoff Automation GmbH.

1.2.2 Description of Safety Symbols

The following safety symbols are used in this documentation. They are intended to alert the reader to the associated safety instructions.



ACUTE RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is immediate danger to life and health of individuals!



RISK OF INJURY!

If you do not adhere to the safety advise next to this symbol, there is danger to life and health of individuals!



HAZARD TO INDIVIDUALS, ENVIRONMENT, DEVICES, OR DATA!

If you do not adhere to the safety advise next to this symbol, there is obvious hazard to individuals, to environment, to materials, or to data.



NOTE OR POINTER

This symbol indicates information that contributes to better understanding.

1.3 Essential Safety Measures

1.3.1 Operator's Obligation to Exercise Diligence

The operator must ensure that

- the product is only used for its intended purpose
- the product is only operated in sound condition and in working order
- the instruction manual is in good condition and complete, and always available for reference at the location where the products are used
- the product is only used by suitably qualified and authorised personnel
- the personnel is instructed regularly about relevant occupational safety and environmental protection aspects
- the operating personnel is familiar with the operating manual and in particular the safety notes contained herein

1.3.2 National Regulations Depending on the Machine Type

Depending on the type of machine and plant in which the product is used, national regulations governing the controllers of such machines will apply, and must be observed by the operator. These regulations cover, amongst other things, the intervals between inspections of the controller. The operator must initiate such inspections in good time.

1.3.3 Operator Requirements

- Read the operating instructions

All users of the product must have read the operating instructions for the system they work with.

- System know-how

All users must be familiar with all accessible functions of the product.

1.4 Functional Range




NOTE

The descriptions contained in the present documentation represent a detailed and extensive product description. As far as the described motherboard was acquired as an integral component of an Industrial PC from Beckhoff Automation GmbH, this product description shall be applied only in limited scope. Only the contractually agreed specifications of the corresponding Industrial PC from Beckhoff Automation GmbH shall be relevant. Due to several models of Industrial PCs, variations in the component placement of the motherboards are possible. Support and service benefits for the built-in motherboard will be rendered by Beckhoff Automation GmbH exclusively as specified in the product description (inclusive operation system) of the particular Industrial PC.

2 Overview

2.1 Features

The CB1051 is a computer motherboard for industrial applications. Complying to the ATX form factor, it is equipped with an mPGA479M socket which can accommodate Intel® CPUs of the Celeron® M, Core™ Duo and Core™2 Duo types. With its two DIMM240 sockets memory can be added up to 4 GByte (DDR2-667 max.). Expansion cards can be added into three PCI slots, three PCIeX1 slots, and one PCIeX16 slots. The CB1051 also offers a wide range of internal and external connectors, such as four serial ports, two LAN connectors, eight USB channels, one PATA and four SATA connectors, digital and analogue audio, CRT/LCD connector, TV-Out connector etc.



- Processor Intel® Celeron® M, Intel® Core™ Duo, Intel Core™2 Duo
- Chipset Intel® 945GM and Intel® ICH7
- Two DIMM240 Sockets for up to 4 GByte DDR2-667
- Four serial ports COM1 up to COM4
- 1x Ethernet LAN 10/100 (Base-T)
- 1x Ethernet LAN 10/100/1000 (Base-T)
- IDE interface (PATA)
- Four SATA connectors
- PS/2 keyboard and mouse interface
- LPT interface
- Eight USB 2.0 interfaces
- AWARD BIOS 6.10
- CRT connection
- TFT connection via LVDS 18 bit

- AC97 compatible sound controller with SPDIF in and out
- RTC with external CMOS battery
- ATX power supply (including 2x2pin 12V connector)
- Three PCI slots
- Three PCIe x1 slots
- One PCIe x16 slot
- ATX form factor (305mm x 220mm)

2.2 Specifications and Documents

In making this manual and for further reading of technical documentation, the following documents, specifications and web-pages were used and are recommended.

- ATX specification
Version 2.2
www.formfactors.org
- PCI specification
Version 2.3 resp. 3.0
www.pcisig.com
- PCI-Express specification
Version 1.1
www.pcisig.com
- ACPI specification
Version 3.0
www.acpi.info
- ATA/ATAPI specification
Version 7 Rev. 1
www.t13.org
- USB specifications
www.usb.org
- SM-Bus specification
Version 2.0
www.smbus.org
- Intel® chip set description
Mobile Intel® 945 Express Chipset Family Datasheet
www.intel.com
- Intel® chip descriptions
ICH7 Datasheet
www.intel.com
- Intel® chip descriptions
Celeron® M, Core™ Duo/Solo, Core™ 2 Duo
www.intel.com
- Winbond® chip description
W83627HG Datasheet
www.winbond-usa.com oder www.winbond.com.tw
- Intel® chip description
82562EZ/GZ Datasheet
www.intel.com
- Intel® chip description
82573L(E) Datasheet
www.intel.com
- IDT® chip description
IDTCV111i Datasheet
www.idt.com

3 Connectors

This section describes all the connectors found on the CB1051.




CAUTION

For most interfaces, the cables must meet certain requirements. For instance, USB 2.0 requires twisted and shielded cables to reliably maintain full speed data rates. Restrictions on maximum cable length are also in place for many high speed interfaces and for power supply. Please refer to the respective specifications and use suitable cables at all times.

3.1 Power Supply, System Connectors, CPU


3.1.1 Power Supply

The connector for the power supply is a 2x10pin ATX connector ("ATX20", Foxconn HM3510E-P2). It is accompanied by a 2x2pin connector, which must be used to provide the COREIN power supply.



Pinout "ATX20" power connector:

Description	Name	Pin		Name	Description
3.3 volt supply	3.3V	1	11	3.3V	3.3 volt supply
3.3 volt supply	3.3V	2	12	-12V	12 volt supply
ground	GND	3	13	GND	ground
5 volt supply	VCC	4	14	PWRBTN#	powerbutton
ground	GND	5	15	GND	ground
5 volt supply	VCC	6	16	GND	ground
ground	GND	7	17	GND	ground
power on	PWR_ON	8	18	-5V	volt supply -5V
standby supply 5V	SVCC	9	19	VCC	5 volt supply
12 volt supply	12V	10	20	VCC	5 volt supply




Pinout ATX power connector 2x2:

Description	Name	Pin		Name	Description
ground	GND	1	3	COREIN	12 volt supply
ground	GND	2	4	COREIN	12 volt supply

3.1.2 System

Typical signals for system control are provided through a 2x13 IDC socket connector with a spacing of 2.54mm. This connector combines signals for power button, reset, keyboard lock, IrDA, and several LEDs.



Pinout IDC socket connector "System 1":

Description	Name	Pin		Name	Description
on/suspend button	PWRBTN#	A1	B1	GND	ground
ground	GND	A2	B2	KBLOCK	keyboard lock
reserved	N/C	A3	B3	PWLED#	power LED
ground	GND	A4	B4	N/C	reserved
5 volt supply	VCC	A5	B5	PWLED	3.3 volt supply
harddisk LED	HDLED#	A6	B6	N/C	reserved
5 volt supply	VCC	A7	B7	VCC	5 volt supply
reserved	N/C	A8	B8	GND	ground
IrDA transmit	IRTX	A9	B9	N/C	reserved
ground	GND	A10	B10	BEEP	speaker
IrDA receive	IRRX	A11	B11	N/C	reserved
IrDA control	CIRRX	A12	B12	GND	ground
5 volt supply	VCC	A13	B13	RESET#	reset

3.1.3 CPU Socket

The CB1051 board has an mPGA479M CPU socket accomodating the following types of processors manufactured by Intel®: Celeron® M, Pentium® M, Core™ Duo and Core™2 Duo. The mPGA479M is a ZIF (Zero Insertion Force) socket, which means that you can insert the processor without there being any resistance. There is only one orientation in which the processor will fit into the socket. Once the processor is in place the fastening screw must be tightened to ensure proper electrical contact.

The package type allows a maximum die temperature of 100 degrees Celsius and accords highest possible security even in rough environment.



The processor includes a second level cache of up to 4 MByte, depending on which model is used. Furthermore the processors offer many features known from the desktop range such as MMX2, serial number, loadable microcode etc.



NOTE


Processors must be ordered separately. The board ships without a CPU.

CPU Socket mPGA479M



3.1.4 CMOS Battery

The board ships with a CR2032 battery holder (Renata VBH2032-1) and 3V battery. Alternatively, an external battery can be connected via a 2pin connector (JST B2B-EH-A, mating connector: EHR-2).




Pin	Name	Description
1	BATT	battery 3.3 volt
2	GND	ground

3.2 Back Panel Connectors

The board complies with the ATX form factor and thus honours the "I/O Connector Area" as defined in the ATX specification. A range of standard connectors are available: You can connect PS/2 keyboard and mouse, printer, display, speakers, microphone, LAN etc. If the board is mounted in a normal ATX compliant case these connectors are located on the back side of the case. In the following sections we will discuss each connector, going from left to right (looking onto the rear side of a desktop case) or from top to bottom (tower case).

3.2.1 PS/2 Keyboard and Mouse

PS/2 mice and keyboards are connected via standard mini-DIN connectors. If you want to use the keyboard or mouse to wake up the board from standby or suspend mode you have to activate this functionality by adjusting the KBPWR jumper settings (page 52). With this jumper you can switch from normal power supply (VCC) to standby power supply (SVCC) for keyboard/mouse. Some relevant settings will have to be adjusted in BIOS setup.



Pinout PS/2 mouse:

Description	Name	Pin		Name	Description
mouse data	MDAT	B1	B2	N/C	reserved
ground	GND	B3	B4	(S)VCC	5 volt supply
mouse clock	MCLK	B5	B6	N/C	reserved

Pinout PS/2 keyboard:

Description	Name	Pin		Name	Description
keyboard data	KDAT	A1	A2	MDAT	mouse data
ground	GND	A3	A4	(S)VCC	5 volt supply
keyboard clock	KCLK	A5	A6	MCLK	mouse clock

3.2.2 Parallel port, serial ports, VGA


On the rear panel, there is a combo connector which comprises three DSUB connectors, one for the parallel port LPT, one for the serial port COM1, and one for VGA signals.

The LPT port is provided via a 25pin DSUB connector (female).

The serial interface COM1 is made available via a 9-pin standard DSUB-connector. According to the product order, TTL level signals or RS232 standard signals are provided.

The port address and the interrupt are set via the BIOS setup.

The remaining 15pin DSUB connector (female) is used to attach a VGA display.



Pinout parallel port LPT:

Description	Name	Pin		Name	Description
strobe	STB#	1	14	AFD#	auto feed
data bit 0	PD0	2	15	ERR#	error
data bit 1	PD1	3	16	INIT#	initialize
data bit 2	PD2	4	17	SLIN#	select in
data bit 3	PD3	5	18	GND	ground
data bit 4	PD4	6	19	GND	ground
data bit 5	PD5	7	20	GND	ground
data bit 6	PD6	8	21	GND	ground
data bit 7	PD7	9	22	GND	ground
acknowledge	ACK#	10	23	GND	ground
busy	BUSY	11	24	GND	ground
paper end	PE	12	25	GND	ground
select	SLCT	13			

Pinout serial port (DSUB connector):

Description	Name	Pin		Name	Description
data carrier detect	DCD	1	6	DSR	data set ready
receive data	RXD	2	7	RTS	request to send
transmit data	TXD	3	8	CTS	clear to send
data terminal ready	DTR	4	9	RI	ring indicator
ground	GND	5			

Pinout VGA connector:

Pin	Name	Description
1	RED	red
2	GREEN	green
3	BLUE	blue
4	N/C	reserved
5	GND	ground
6	GND	ground
7	GND	ground
8	GND	ground
9	VCC	5 volt supply
10	GND	ground
11	N/C	reserved
12	DDDA	DDC data
13	HSYNC	horizontal sync
14	VSYNC	vertical sync
15	DDCK	DDC clock

3.2.3 USB and LAN


To save space USB and LAN connectors are provided in the form of combo connectors. These either comprise two USB connectors or two USB connectors and one LAN connector. This way all board variants provide four external USB channels.

The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronically resettable fuse. The board comes in different variants and LAN connectors are one area in which the variants differ. One variant has two LAN connectors, the first (P1501) is 10/100 LAN and the second (P1502) is 10/100/1000 LAN. There are also two board variants with only a single LAN connector (P1501, P1502 is 2xUSB in this case). One of these variants has 10/100 LAN, the other has 10/100/1000 LAN.

The 10/100 LAN connector supports 10BaseT and 100BaseT compatible net components with automatic bandwidth selection. It also offers auto-cross and auto-negotiate functionality. The controller chip is the Intel 82562. PXE and RPL functions are also supported.

The 10/100/1000 LAN connector supports 10BaseT, 100BaseT and 1000BaseT compatible net components with automatic bandwidth selection. It does not offer auto-cross and auto-negotiate functionality. The controller chip is the Intel 82573. PXE and RPL functions are not supported.



Pinout USB connector for channel X:

Pin	Name	Description
1	VCC	5 volt for USBX
2	USBX#	minus channel USBX
3	USBX	plus channel USBX
4	GND	ground

Pinout LAN 10/100:

Pin	Name	Description
1	LAN1-0	LAN1 transmit plus
2	LAN1-0#	LAN1 transmit minus
3	LAN1-1	LAN1 receive plus
4	N/C	reserved
5	N/C	reserved
6	LAN1-1#	LAN1 receive minus


Pin	Name	Description
7	N/C	reserved
8	N/C	reserved

Pinout LAN 10/100/1000:

Pin	Name	Description
1	LAN2-0	LAN2 channel 0 plus
2	LAN2-0#	LAN2 channel 0 minus
3	LAN2-1	LAN2 channel 1 plus
4	LAN2-2	LAN2 channel 2 plus
5	LAN2-2#	LAN2 channel 2 minus
6	LAN2-1#	LAN2 channel 1 minus
7	LAN2-3	LAN2 channel 3 plus
8	LAN2-3#	LAN2 channel 3 minus

3.2.4 Audio Connectors


Line-in, line-out, and microphone signals are provided in the form of three 3,5mm-TRS-connectors.



3.3 SATA, PATA, FDD, Memory

3.3.1 IDE interface

To connect IDE devices you can plug a ribbon cable into the standard 40pin connector.




Pinout IDE interface:

Description	Name	Pin		Name	Description
reset	PRST#	1	2	GND	ground
data bit 7	PDD7	3	4	PDD8	data bit 8
data bit 6	PDD6	5	6	PDD9	data bit 9
data bit 5	PDD5	7	8	PDD10	data bit 10
data bit 4	PDD4	9	10	PDD11	data bit 11
data bit 3	PDD3	11	12	PDD12	data bit 12
data bit 2	PDD2	13	14	PDD13	data bit 13
data bit 1	PDD1	15	16	PDD14	data bit 14
data bit 0	PDD0	17	18	PDD15	data bit 15
ground	GND	19	20	N/C	coded
DMA request signal	PDDREQ	21	22	GND	ground
write signal	PDIOW#	23	24	GND	ground
read signal	PDIR#	25	26	GND	ground
ready signal	PDRDY	27	28	N/C	reserved
DMA acknowledge signal	PDDACK#	29	30	GND	ground
interrupt signal	PDIRQ	31	32	N/C	reserved
address bit 1	PDA1	33	34	PDMA66EN	enable UDMA66
address bit 0	PDA0	35	36	PDA2	address bit 2
chip select signal 0	PDSC0#	37	38	PDSC1#	chip select signal 1
LED	PHDLED	39	40	GND	ground

3.3.2 SATA interfaces

Four SATA connectors are available to connect SATA devices.



Pinout SATA:

Pin	Name	Description
1	GND	ground
2	SATATX	SATA transmit +
3	SATATX#	SATA transmit -
4	GND	ground
5	SATARX	SATA receive -
6	SATARX#	SATA receive +
7	GND	ground


3.3.3 Floppy interface

A floppy drive can be attached in one of two alternative ways: One is a standard 2x17-pin connector (FCI 75869-306LF) for ribbon cables, the other is a 26-pin connector (JST 26FMZ-BT) for Flat Flex cables (FFC).



CAUTION


The two connectors can only be used one at a time.



Pinout FFC connector (FDD):

Pin	Name	Description
1	VCC	5 volt supply
2	IDX#	index
3	VCC	5 volt supply
4	DR0#	drive sel 0
5	VCC	5 volt supply
6	DC#	disk change
7	N/C	reserved
8	N/C	reserved
9	N/C	reserved
10	MT0#	motor enable 0
11	N/C	reserved
12	DIR#	direction
13	N/C	reserved
14	STP#	step
15	GND	ground
16	WD#	write data
17	GND	ground
18	WE#	write enable
19	GND	ground
20	TR0#	track 0
21	GND	ground
22	WPRT#	write protect
23	GND	ground
24	RDATA#	read data
25	GND	ground

Pin	Name	Description
26	HDSL#	head select




Pinout FDD 2x17 pin connector:

Description	Name	Pin	Name	Description	
ground	GND	1	2	DRVVDEN0	drive density sel 0
ground	GND	3	4	N/C	reserved
ground	GND	5	6	DRVVDEN1	drive density sel 1
ground	GND	7	8	IDX#	index
ground	GND	9	10	MT0#	motor enable 0
ground	GND	11	12	DR1#	drive sel 1
ground	GND	13	14	DR0#	drive sel 0
ground	GND	15	16	MT1#	motor enable 1
ground	GND	17	18	DIR#	direction
ground	GND	19	20	STP#	step
ground	GND	21	22	WD#	write data
ground	GND	23	24	WE#	write enable
ground	GND	25	26	TR0#	track 0
ground	GND	27	28	WPRT#	write protect
reserved	N/C	29	30	RDATA#	read data
ground	GND	31	32	HDSL#	head select
reserved	N/C	33	34	DC#	disk change

3.3.4 Memory

The CB1051 is equipped with two DIMM240 sockets for DDR2-667-RAM. For technical and mechanical reasons it is possible that particular memory modules cannot be employed. Please ask your distributor for recommended memory modules.

With currently available memory modules a memory extension up to 4 GByte is possible.
All timing parameters for different memory modules are automatically set by BIOS.



Pinout DIMM240-DDR2:

Description	Name	Pin		Name	Description
memory reference current	REF	1	121	GND	ground
ground	GND	2	122	DQ4	data 4
data 0	DQ0	3	123	DQ5	data 5
data 1	DQ1	4	124	GND	ground
ground	GND	5	125	DQM0	data mask 0
data strobe 0 -	DQS0#	6	126	N/C	reserved
data strobe 0 +	DQS0	7	127	GND	ground
ground	GND	8	128	DQ6	data 6
data 2	DQ2	9	129	DQ7	data 7
data 3	DQ3	10	130	GND	ground
ground	GND	11	131	DQ12	data 12
data 8	DQ8	12	132	DQ13	data 13
data 9	DQ9	13	133	GND	ground
ground	GND	14	134	DQM1	data mask 1
data strobe 1 -	DQS1#	15	135	N/C	reserved
data strobe 1 +	DQS1	16	136	GND	ground
ground	GND	17	137	CK1	clock 1 +
reserved	N/C	18	138	CK1#	clock 1 -
reserved	N/C	19	139	GND	ground
ground	GND	20	140	DQ14	data 14
data 10	DQ10	21	141	DQ15	data 15
data 11	DQ11	22	142	GND	ground
ground	GND	23	143	DQ20	data 20
data 16	DQ16	24	144	DQ21	data 21
data 17	DQ17	25	145	GND	ground
ground	GND	26	146	DQM2	data mask 2

Description	Name	Pin	Name	Description
data strobe 2 -	DQS2#	27	147	N/C reserved
data strobe 2 +	DQS2	28	148	GND ground
ground	GND	29	149	DQ22 data 22
data 18	DQ18	30	150	DQ23 data 23
data 19	DQ19	31	151	GND ground
ground	GND	32	152	DQ28 data 28
data 24	DQ24	33	153	DQ29 data 29
data 25	DQ25	34	154	GND ground
ground	GND	35	155	DQM3 data mask 3
data strobe 3 -	DQS3#	36	156	N/C reserved
data strobe 3 +	DQS3#	37	157	GND ground
ground	GND	38	158	DQ30 data 30
data 26	DQ26	39	159	DQ31 data 31
data 27	DQ27	40	160	GND ground
ground	GND	41	161	N/C reserved
reserved	N/C	42	162	N/C reserved
reserved	N/C	43	163	GND ground
ground	GND	44	164	N/C reserved
reserved	N/C	45	165	N/C reserved
reserved	N/C	46	166	GND ground
ground	GND	47	167	N/C reserved
reserved	N/C	48	168	N/C reserved
reserved	N/C	49	169	GND ground
ground	GND	50	170	1,8V 1.8 volt supply
1.8 volt supply	1,8V	51	171	CKE1 clock enables 1
clock enables 0	CKE0	52	172	1,8V 1.8 volt supply
1.8 volt supply	1,8V	53	173	N/C reserved
SDRAM bank 2	BA2	54	174	N/C reserved
reserved	N/C	55	175	1,8V 1.8 volt supply
1.8 volt supply	1,8V	56	176	A12 address 12
address 11	A11	57	177	A9 address 9
address 7	A7	58	178	1,8V 1.8 volt supply
1.8 volt supply	1,8V	59	179	A8 address 8
address 5	A5	60	180	A6 address 6
address 4	A4	61	181	1,8V 1.8 volt supply
1.8 volt supply	1,8V	62	182	A3 address 3
address 2	A2	63	183	A1 address 1
1.8 volt supply	1,8V	64	184	1,8V 1.8 volt supply
ground	GND	65	185	CK0 clock 0 +
ground	GND	66	186	CK0# clock 0 -
1.8 volt supply	1,8V	67	187	1,8V 1.8 volt supply
reserved	N/C	68	188	A0 address 0
1.8 volt supply	1,8V	69	189	1,8V 1.8 volt supply
address 10	A10	70	190	BA1 SDRAM bank 1
SDRAM bank 0	BA0	71	191	1,8V 1.8 volt supply
1.8 volt supply	1,8V	72	192	RAS# row address strobe
write enable	WE#	73	193	S0# chip select 0
column address strobe	CAS#	74	194	1,8V 1.8 volt supply
1.8 volt supply	1,8V	75	195	ODT0 on die termination 0
chip select 1	S1#	76	196	A13 address 13
on die termination 1	ODT1	77	197	1,8V 1.8 volt supply
1.8 volt supply	1,8V	78	198	GND ground
ground	GND	79	199	DQ36 data 36
data 32	DQ32	80	200	DQ37 data 37
data 33	DQ33	81	201	GND ground

Description	Name	Pin	Name	Description
ground	GND	82	202	DQM4
data strobe 4 -	DQS4#	83	203	N/C
data strobe 4 +	DQS4	84	204	GND
ground	GND	85	205	DQ38
data 34	DQ34	86	206	DQ39
data 35	DQ35	87	207	GND
ground	GND	88	208	DQ44
data 40	DQ40	89	209	DQ45
data 41	DQ41	90	210	GND
ground	GND	91	211	DQM5
data strobe 5 -	DQS5#	92	212	N/C
data strobe 5 +	DQS5	93	213	GND
ground	GND	94	214	DQ46
data 42	DQ42	95	215	DQ47
data 43	DQ43	96	216	GND
ground	GND	97	217	DQ52
data 48	DQ48	98	218	DQ53
data 49	DQ49	99	219	GND
ground	GND	100	220	CK2
SPD address 2	SA2	101	221	CK2#
reserved	N/C	102	222	GND
ground	GND	103	223	DQM6
data strobe 6 -	DQS6#	104	224	N/C
data strobe 6	DQS6	105	225	GND
ground	GND	106	226	DQ54
data 50	DQ50	107	227	DQ55
data 51	DQ51	108	228	GND
ground	GND	109	229	DQ60
data 56	DQ56	110	230	DQ61
data 57	DQ57	111	231	GND
ground	GND	112	232	DQM7
data strobe 7#	DQS7#	113	233	N/C
data strobe 7	DQS7	114	234	GND
ground	GND	115	235	DQ62
data 58	DQ58	116	236	DQ63
data 59	DQ59	117	237	GND
ground	GND	118	238	3.3V
SMBus data	SDA	119	239	SA0
SMBus clock	SCL	120	240	SA1
				SPD address 0
				SPD address 1


3.4 Internal Connectors

3.4.1 USB 5-8

The USB channels 5 to 8 are provided via two 2x5 pin connectors (FCI 75869-301LF, mating connector FCI 71600-610LF).

The USB channels support USB 2.0. You may note that the setting of USB keyboard or USB mouse support in the BIOS-setup is only necessary and advisable, if the OS offers no USB-support. BIOS-setup can be changed with a USB keyboard without enabling USB keyboard support. Running Windows with these features enabled may lead to significant performance or functionality limitations.

Every USB interface provides up to 500 mA current and is protected by an electronically resettable fuse.



Pinout 2x5 pin connector USB 5/6:

Description	Name	Pin		Name	Description
5 volt for USB5	VCC	1	2	VCC	5 volt for USB6
minus channel USB5	USB5#	3	4	USB6#	minus channel USB6
plus channel USB5	USB5	5	6	USB6	plus channel USB6
ground	GND	7	8	GND	ground
reserved	N/C	9	10	N/C	reserved


Pinout 2x5 pin connector USB 7/8:

Description	Name	Pin		Name	Description
5 volt for USB7	VCC	1	2	VCC	5 volt for USB8
minus channel USB7	USB7#	3	4	USB8#	minus channel USB8
plus channel USB7	USB7	5	6	USB8	plus channel USB8
ground	GND	7	8	GND	ground
reserved	N/C	9	10	N/C	reserved

3.4.2 Serial ports COM2 to COM4

The three serial ports COM2 to COM4 are made available via a 2x5 pin connector each (FCI 75869-301LF, mating connector FCI 71600-610LF). According to the product order, TTL level signals or RS232 standard signals are provided.

The port address and the interrupt are set via the BIOS setup.




Pinout COM connector:

Description	Name	Pin		Name	Description
data carrier detect	DCD	1	2	DSR	data set ready
receive data	RXD	3	4	RTS	request to send
transmit data	TXD	5	6	CTS	clear to send
data terminal ready	DTR	7	8	RI	ring indicator
ground	GND	9	10	VCC	5 volt supply

3.4.3 LVDS

The board also offers the possibility to use displays with LVDS interface. These can be connected via a 30 pin flat-cable plug (JAE FI-X30S-HF-NPB, mating connector: FI-X30C(2)-NPB). Only shielded and twisted cables may be used. The display type is to be chosen over the BIOS setup. The connector has two additional shield pins S1 and S2 which are omitted in the pinout table below.




Pinout LVDS connector:

Pin	Name	Description
1	TXO00#	LVDS even data 0 -
2	TXO00	LVDS even data 0 +
3	TXO01#	LVDS even data 1 -
4	TXO01	LVDS even data 1 +
5	TXO02#	LVDS even data 2 -
6	TXO02	LVDS even data 2 +
7	GND	ground
8	TXO0C#	LVDS even clock -
9	TXO0C	LVDS even clock +
10	TXO03#	LVDS even data 3 -
11	TXO03	LVDS even data 3 +
12	TXO10#	LVDS odd data 0 -
13	TXO10	LVDS odd data 0 +
14	GND	ground
15	TXO11#	LVDS odd data 1 -
16	TXO11	LVDS odd data 1 +
17	GND	ground
18	TXO12#	LVDS odd data 2 -
19	TXO12	LVDS odd data 2 +
20	TXO1C#	LVDS odd clock -
21	TXO1C	LVDS odd clock +
22	TXO13#	LVDS odd data 3 -
23	TXO13	LVDS odd data 3 +
24	GND	ground
25	3.3V	3.3 volt supply
26	DDC_CLK	EDID clock for LCD
27	DDC_DAT	EDID data for LCD

Pin	Name	Description
28	FP_3.3V	switched 3.3 volt for display
29	FP_BL	switched 5 volt for backlight
30	VCC	5 volt supply

3.4.4 TV-Out

The CB1051 board provides TV-out signals through an 2x5 pin connector (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS).




Pinout TV-out connector:

Description	Name	Pin		Name	Description
TVDAC channel A	TVDACA	1	6	3.3V	3.3 volt supply
TVDAC channel B	TVDACB	2	7	GND	ground
TVDAC channel C	TVDACC	3	8	GND	ground
TV select 0	TVSEL0	4	9	GND	ground
TV select 1	TVSEL1	5	10	VCC	5 volt supply

3.4.5 Aux-In & CD-In

In addition to the external TRS connectors mentioned above, the CB1051 offers two internal 4 pin connectors (Foxconn HF1104E-P1), providing customers with even more possibilities to connect audio devices (analogue signals).



Pinout Aux-in connector:


Pin	Name	Description
1	AUX_L	AUX left channel
2	S_AGND	AUX ground
3	S_AGND	AUX ground
4	AUX_R	AUX right channel

Pinout CD-in connector:

Pin	Name	Description
1	CD_L	CD left channel
2	CD_GND	CD ground
3	CD_GND	CD ground
4	CD_R	CD right channel

3.4.6 S/PDIF

For digital audio signals an S/PDIF interface is available, which can be accessed using an internal 2x3 pin IDC socket connector with a spacing of 2,54mm.




Pinout SPDIF connector:

Description	Name	Pin		Name	Description
ground	GND	1	2	SPDIFO	S/PDIF out
3.3 volt supply	3,3V	3	4	VCC	5 volt supply
ground	GND	5	6	SPDIFI	S/PDIF in

3.4.7 PCI interfaces

There are three standard PCI slots available on the CB1051.



NOTE

Please note that due to the nature of the PCI bus some signals in the following table are different from one PCI slot to the other. This applies to the test signals (A4, B4), the interrupt signals (A6, A7, B7, B8), the clock signal (B16), the grant signal (A17), the request signal (B18), and the ID-select signal (A26).


Pinout PCI slot:

Description	Name	Pin	Name	Description
test logic reset	TRST#	A1	B1	-12V
12 volt supply	12V	A2	B2	TCK
test mode select	TMS	A3	B3	GND
test data input	TDI	A4	B4	TDO
5 volt supply	VCC	A5	B5	VCC
interrupt A	INTA#	A6	B6	VCC
interrupt C	INTC#	A7	B7	INTB#
5 volt supply	VCC	A8	B8	INTD#
reserved	N/C	A9	B9	GND
5 volt supply	VCC	A10	B10	N/C
reserved	N/C	A11	B11	GND
ground	GND	A12	B12	GND
ground	GND	A13	B13	GND
3.3 volt supply	3.3VAux	A14	B14	N/C
PCI reset	PRST#	A15	B15	GND
5 volt supply	VCC	A16	B16	PCLK
grant PCI use	GNT#	A17	B17	GND
ground	GND	A18	B18	REQ#
power management event	PME#	A19	B19	VCC
address/data 30	AD30	A20	B20	AD31
3.3 volt supply	3.3V	A21	B21	AD29
address/data 28	AD28	A22	B22	GND
address/data 26	AD26	A23	B23	AD27
ground	GND	A24	B24	AD25

Description	Name	Pin		Name	Description
address/data 24	AD24	A25	B25	3.3V	3.3 volt supply
init device select	IDSEL	A26	B26	CBE3#	command, byte enable 3
3.3 volt supply	3.3V	A27	B27	AD23	address/data 23
address/data 22	AD22	A28	B28	GND	ground
address/data 20	AD20	A29	B29	AD21	address/data 21
ground	GND	A30	B30	AD19	address/data 19
address/data 18	AD18	A31	B31	3.3V	3.3 volt supply
address/data 16	AD16	A32	B32	AD17	address/data 17
3.3 volt supply	3.3V	A33	B33	CBE2#	command, byte enable 2
cycle frame	FRAME#	A34	B34	GND	ground
ground	GND	A35	B35	IRDY#	initiator ready
Target Ready	TRDY#	A36	B36	3.3V	3.3 volt supply
ground	GND	A37	B37	DEVSEL#	device select
stop request by target	STOP#	A38	B38	GND	ground
3.3 volt supply	3.3V	A39	B39	PLOCK#	lock bus
SMBus clock PCI	SMBCLK	A40	B40	PERR#	parity error
SMBus data PCI	SMBDAT	A41	B41	3.3V	3.3 volt supply
ground	GND	A42	B42	SERR#	system error
parity	PAR	A43	B43	3.3V	3.3 volt supply
address/data 15	AD15	A44	B44	CBE1#	command, byte enable 1
3.3 volt supply	3.3V	A45	B45	AD14	address/data 14
address/data 13	AD13	A46	B46	GND	ground
address/data 11	AD11	A47	B47	AD12	address/data 12
ground	GND	A48	B48	AD10	address/data 10
address/data 9	AD9	A49	B49	GND	ground
coded	N/C	A50	B50	N/C	coded
coded	N/C	A51	B51	N/C	coded
command, byte enable 0	CBEO#	A52	B52	AD8	address/data 8
3.3 volt supply	3.3V	A53	B53	AD7	address/data 7
address/data 6	AD6	A54	B54	3.3V	3.3 volt supply
address/data 4	AD4	A55	B55	AD5	address/data 5
ground	GND	A56	B56	AD3	address/data 3
address/data 2	AD2	A57	B57	GND	ground
address/data 0	AD0	A58	B58	AD1	address/data 1
5 volt supply	VCC	A59	B59	VCC	5 volt supply
reserved	N/C	A60	B60	VCC	5 volt supply
5 volt supply	VCC	A61	B61	VCC	5 volt supply
5 volt supply	VCC	A62	B62	VCC	5 volt supply

3.4.8 PCI-express interfaces (x1)

The CB1051 board has three slots for PCIe-x1 expansion cards.



NOTE


Please note that some signals in the following table are different from one PCIe slot to the other. This applies to the clock signals (A13, A14), the receive signals (A16, A17), and the transmit signals (B14, B15).

Pinout PCI-express-x1 connector:

Description	Name	Pin	Name	Description
hot plug detect 1	PRSNT1#	A1	B1	12V
12 volt supply	12V	A2	B2	12V
12 volt supply	12V	A3	B3	N/C
ground	GND	A4	B4	GND
reserved	N/C	A5	B5	SMBCLK
reserved	N/C	A6	B6	SMBDAT
reserved	N/C	A7	B7	GND
reserved	N/C	A8	B8	3.3V
3.3 volt supply	3.3V	A9	B9	N/C
3.3 volt supply	3.3V	A10	B10	S3.3V
PCIe reset	PERST#	A11	B11	PEWAKE#
ground	GND	A12	B12	N/C
reference clock +	REFCLK	A13	B13	GND
reference clock -	REFCLK#	A14	B14	PET0
ground	GND	A15	B15	PET0#
receive lane 0 +	PER0	A16	B16	GND
receive lane 0 -	PER0#	A17	B17	PRSNT2#
ground	GND	A18	B18	GND

3.4.9 PCI-express interface (x16)

One slot for PCI-express-x16-cards makes the expansion options on the CB1051 complete. You can use this slot either for PCIe-x16 graphic adapters or for ADD2 cards (SDVO). PCIe-x4 devices will not work with this slot.



NOTE

SDVO signals are listed below in a table of their own.

Pinout PCI-express-x16 connector:

Description	Name	Pin	Name	Description
hot plug detect 1	PRSNT1#	A1	B1	12 volt supply
12 volt supply	12V	A2	B2	12 volt supply
12 volt supply	12V	A3	B3	N/C reserved
ground	GND	A4	B4	GND ground
reserved	N/C	A5	B5	SMBCLK SMBus clock PCIe
reserved	N/C	A6	B6	SMBDAT SMBus data PCIe
reserved	N/C	A7	B7	GND ground
reserved	N/C	A8	B8	3.3V 3.3 volt supply
3.3 volt supply	3.3V	A9	B9	N/C reserved
3.3 volt supply	3.3V	A10	B10	S3.3V 3.3V standby-supply
PCIe reset	PERST#	A11	B11	PEWAKE# link reactivation
ground	GND	A12	B12	N/C reserved
reference clock +	REFCLK	A13	B13	GND ground
reference clock -	REFCLK#	A14	B14	PET0 transmit lane 0 +
ground	GND	A15	B15	PET0# transmit lane 0 -
receive lane 0 +	PER0	A16	B16	GND ground
receive lane 0 -	PER0#	A17	B17	PRSNT2# hot plug detect 2
ground	GND	A18	B18	GND ground
reserved	N/C	A19	B19	PET1 transmit lane 1 +
ground	GND	A20	B20	PET1# transmit lane 1 -
receive lane 1 +	PER1	A21	B21	GND ground
receive lane 1 -	PER1#	A22	B22	GND ground
ground	GND	A23	B23	PET2 transmit lane 2 +
ground	GND	A24	B24	PET2# transmit lane 2 -

Description	Name	Pin		Name	Description
receive lane 2 +	PER2	A25	B25	GND	ground
receive lane 2 -	PER2#	A26	B26	GND	ground
ground	GND	A27	B27	PET3	transmit lane 3 +
ground	GND	A28	B28	PET3#	transmit lane 3 -
receive lane 3 +	PER3	A29	B29	GND	ground
receive lane 3 -	PER3#	A30	B30	N/C	reserved
ground	GND	A31	B31	PRSNT2#	hot plug detect 2
reserved	N/C	A32	B32	GND	ground
reserved	N/C	A33	B33	PET4	transmit lane 4 +
ground	GND	A34	B34	PET4#	transmit lane 4 -
receive lane 4 +	PER4	A35	B35	GND	ground
receive lane 4 -	PER4#	A36	B36	GND	ground
ground	GND	A37	B37	PET5	transmit lane 5 +
ground	GND	A38	B38	PET5#	transmit lane 5 -
receive lane 5 +	PER5	A39	B39	GND	ground
receive lane 5 -	PER5#	A40	B40	GND	ground
ground	GND	A41	B41	PET6	transmit lane 6 +
ground	GND	A42	B42	PET6#	transmit lane 6 -
receive lane 6 +	PER6	A43	B43	GND	ground
receive lane 6 -	PER6#	A44	B44	GND	ground
ground	GND	A45	B45	PET7	transmit lane 7 +
ground	GND	A46	B46	PET7#	transmit lane 7 -
receive lane 7 +	PER7	A47	B47	GND	ground
receive lane 7 -	PER7#	A48	B48	PRSNT2#	hot plug detect 2
ground	GND	A49	B49	GND	ground
reserved	N/C	A50	B50	PET8	transmit lane 8 +
ground	GND	A51	B51	PET8#	transmit lane 8 -
receive lane 8 +	PER8	A52	B52	GND	ground
receive lane 8 -	PER8#	A53	B53	GND	ground
ground	GND	A54	B54	PET9	transmit lane 9 +
ground	GND	A55	B55	PET9#	transmit lane 9 -
receive lane 9 +	PER9	A56	B56	GND	ground
receive lane 9 -	PER9#	A57	B57	GND	ground
ground	GND	A58	B58	PET10	transmit lane 10 +
ground	GND	A59	B59	PET10#	transmit lane 10 -
receive lane 10 +	PER10	A60	B60	GND	ground
receive lane 10 -	PER10#	A61	B61	GND	ground
ground	GND	A62	B62	PET11	transmit lane 11 +
ground	GND	A63	B63	PET11#	transmit lane 11 -
receive lane 11 +	PER11	A64	B64	GND	ground
receive lane 11 -	PER11#	A65	B65	GND	ground
ground	GND	A66	B66	PET12	transmit lane 12 +
ground	GND	A67	B67	PET12#	transmit lane 12 -
receive lane 12 +	PER12	A68	B68	GND	ground
receive lane 12 -	PER12#	A69	B69	GND	ground
ground	GND	A70	B70	PET13	transmit lane 13 +
ground	GND	A71	B71	PET13#	transmit lane 13 -
receive lane 13+	PER13	A72	B72	GND	ground
receive lane 13-	PER13#	A73	B73	GND	ground
ground	GND	A74	B74	PET14	transmit lane 14 +
ground	GND	A75	B75	PET14#	transmit lane 14 -
receive lane 14 +	PER14	A76	B76	GND	ground
receive lane 14 -	PER14#	A77	B77	GND	ground
ground	GND	A78	B78	PET15	transmit lane 15 +
ground	GND	A79	B79	PET15#	transmit lane 15 -


Description	Name	Pin		Name	Description
receive lane 15 +	PER15	A80	B80	GND	ground
receive lane 15 -	PER15#	A81	B81	N/C	reserved
ground	GND	A82	B82	N/C	reserved

Pinout PCI-express-x16 connector, translation SDVO signals (pins not used for this purpose are omitted):

Description	Name	Pin		Name	Description
		A14	B14	PET0	SDVOB-RED
		A15	B15	PET0#	SDVOB-RED#
SDVO_TVCLKI	PER0	A16	B16		
SDVO_TVCLKI#	PER0#	A17	B17	PRSNT2#	SDVO-CLK
		A19	B19	PET1	SDVOB-GREEN
		A20	B20	PET1#	SDVOB-GREEN#
SDVOB_INT	PER1	A21	B21		
SDVOB_INT#	PER1#	A22	B22		
		A23	B23	PET2	SDVOB-BLUE
		A24	B24	PET2#	SDVOB-BLUE#
SDVO_FLDSTALL	PER2	A25	B25		
SDVO_FLDSTALL#	PER2#	A26	B26		
		A27	B27	PET3	SDVOB-CLK
		A28	B28	PET3#	SDVOB-CLK#
		A31	B31	PRSNT2#	SDVO-DAT
		A33	B33	PET4	SDVOC-RED
		A34	B34	PET4#	SDVOC-RED#
		A37	B37	PET5	SDVOC-GREEN
		A38	B38	PET5#	SDVOC-GREEN#
SDVOC_INT	PER5	A39	B39		
SDVOC_INT#	PER5#	A40	B40		
		A41	B41	PET6	SDVOC_BLUE
		A42	B42	PET6#	SDVOC_BLUE#
		A45	B45	PET7	SDVOC_CLK
		A46	B46	PET7#	SDVOC_CLK#
		A48	B48	PRSNT2#	SDVO+PCIe

3.4.10 SMB/I2C

The CB1051 can communicate with external devices via the SMBus protocol or the I2C protocol. The signals for these protocols are available through a 2x5 pin connector (JST B10B-PHDSSLFSN, mating connector: PHDR-10VS). The SMBus signals are processed by the chipset, the I2C signals are processed by the SIO unit.




Pinout SMBus/I2C connector:

Description	Name	Pin		Name	Description
3.3 volt supply	3.3V	1	6	GND	ground
SMBus clock	SMBCLK	2	7	SMBDAT	SMBus data
SMBus alarm	SMBALRT#	3	8	SVCC	standby supply 5V
I2C bus clock	I2CLK	4	9	I2DAT	I2C bus data
5 volt supply	VCC	5	10	GND	ground

3.4.11 Fan Connectors

Four 3 pin connectors are available for controlling and monitoring external fans (12 volt). For the monitoring the fans must provide a corresponding speed signal.



Pinout fan connector:

Pin	Name	Description
1	GND	ground
2	12V	12 volt supply regulated
3	TACHO	fan monitoring signal

3.5 Jumper Settings


3.5.1 Clear CMOS

In case the board doesn't start up anymore and BIOS setup is inaccessible there is a "last resort": You can use the "Clear CMOS" jumper to reset all CMOS settings to factory defaults. In order to do so you need to shut down the computer, change the jumper setting from normal (pins 1 & 2 short) to "Clear CMOS" (pins 2 & 3 short), wait a few seconds, put the jumper back into normal position and reboot.



CAUTION

If you reset the CMOS this does not only bring all settings made in BIOS setup back to default values, it also clears the date and time information stored in CMOS. So don't forget that, after the Clear CMOS procedure, you will have to set the clock again.




3.5.2 BIOS Select

The CB1051 has two firmware hubs which makes it possible to store different BIOS versions in each hub. If you then want to change from one BIOS to the other the "BIOS Select" jumper must be used. In the default configuration this jumper is open which means that BIOS 1 is active. To activate BIOS 2 the jumper must be closed. Of course, the board must be switched off before changing this or any other jumper setting.




CAUTION

The second firmware hub can also be used as an option ROM. If this is the case closing the "BIOS Select" jumper will render the board unable to start.



3.5.3 Jumper: Keyboard Power (KBPWR)

Power supply for keyboard and mouse can be provided in two different ways, either using normal power supply VCC or standby power supply SVCC. You can switch between the two by using the KBPWR jumper. For VCC you need to short pins 1 and 2, for SVCC please short pins 2 and 3.



4 BIOS Settings

4.1 Remarks for Setup Use

In a setup page, standard values for its setup entries can be loaded. Fail-safe defaults are loaded with F6 and optimized defaults are loaded with F7. These standard values are independent of the fact that a board has successfully booted with a setup setting before.

This is different if these defaults are called from the Top Menu. Once a setup setting was saved, which subsequently leads to a successful boot process, those values are loaded as default for all setup items afterwards.


See also the chapters "Load Fail-Safe Defaults" (5.10) and "Load Optimized Defaults" (5.11).



NOTE

BIOS features and setup options are subject to change without notice. The settings displayed in the screenshots on the following pages are meant to be examples only. They do not represent the recommended settings or the default settings. Determination of the appropriate settings is dependent upon the particular application scenario in which the board is used.

4.2 Top Level Menu



The sign „▶“ in front of an item means that there is a sub menu.

The „x“ sign in front of an item means, that the item is disabled but can be enabled by changing or selecting some other item (usually somewhere above the disabled item on the same screen).

Use the arrow buttons to navigate from one item to another. For selecting an item press Enter which will open either a sub menu or a dialog screen.

4.3 Standard CMOS Features

Phoenix - AwardBIOS CMOS Setup Utility Standard CMOS Features		
		Item Help
Date (mm:dd:yy)	Thu, Jan 25 2007	
Time (hh:mm:ss)	11 : 13 : 35	
► IDE Channel 0 Master	[None]	
► IDE Channel 0 Slave	[None]	
Drive A	[None]	
Halt On	[No Errors]	
Base Memory	640K	
Extended Memory	2086912K	
Total Memory	2087936K	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **Date (mm:dd:yy)**
Options: mm: month
dd: day
yy: year
- ✓ **Time (hh:mm:ss)**
Options: hh: hours
mm: minutes
ss: seconds
- ✓ **IDE Channel 0 Master**
Sub menu: see "IDE Channel 0 Master/Slave" (page 55)
- ✓ **IDE Channel 0 Slave**
Sub menu: see "IDE Channel 0 Master/Slave" (page 55)
- ✓ **Drive A**
Options: None / 360K, 5.25 in. / 1.2M, 5.25 in. / 720K, 3.5 in. / 1.44M, 3.5 in. / 2.88M, 3.5 in.
- ✓ **Halt On**
Options: All Errors / No Errors / All, But Keyboard / All, But Diskette / All, But Disk/Key
- ✓ **Base Memory**
Options: none
- ✓ **Extended Memory**
Options: none
- ✓ **Total Memory**
Options: none

4.3.1 IDE Channel 0 Master/Slave

Phoenix - AwardBIOS CMOS Setup Utility IDE Channel 0 Master		
IDE HDD Auto-Detection	[Press Enter]	Item Help
IDE Channel 0 Master	[Auto]	
Access Mode	[Auto]	
Capacity	0 MB	
Cylinder	0	
Head	0	
Precomp	0	
Landing Zone	0	
Sector	0	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **IDE HDD Auto-Detection**
Options: none
- ✓ **IDE Channel 0 Master**
Options: None / Auto / Manual
- ✓ **Access Mode**
Options: CHS / LBA / Large / Auto
- ✓ **Capacity**
Options: none
- ✓ **Cylinder**
Options: none
- ✓ **Head**
Options: none
- ✓ **Precomp**
Options: none
- ✓ **Landing Zone**
Options: none
- ✓ **Sector**
Options: none

4.4 Advanced BIOS Features


Phoenix - AwardBIOS CMOS Setup Utility		
Advanced BIOS Features		
		Item Help
► CPU Feature	[Press Enter]	
► Hard Disk Boot Priority	[Press Enter]	
Virus Warning	[Disabled]	
CPU L1 & L2 Cache	[Enabled]	
Quick Power On Self Test	[Enabled]	
First Boot Device	[Hard Disk]	
Second Boot Device	[Hard Disk]	
Third Boot Device	[Disabled]	
Boot Other Device	[Enabled]	
Boot Up Floppy Seek	[Enabled]	
Boot Up NumLock Status	[On]	
Gate A20 Option	[Fast]	
Typematic Rate Setting	[Disabled]	
x Typematic Rate (Chars/Sec)	6	
x Typematic Delay (Msec)	250	
Security Option	[Setup]	
APIC Mode	Enabled	
MPS Version Control For OS	[1.4]	
OS Select For DRAM > 64MB	[Non OS2]	
HDD S.M.A.R.T. Capability	[Enabled]	
Full Screen LOGO Show	[Disabled]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **CPU Feature**
Sub menu: see "CPU Feature" (page 58)
- ✓ **Hard Disk Boot Priority**
Sub menu: see "Hard Disk Boot Priority" (page 59)
- ✓ **Virus Warning**
Options: Enabled / Disabled
- ✓ **CPU L1 & L2 Cache**
Options: Enabled / Disabled
- ✓ **Quick Power On Self Test**
Options: Enabled / Disabled
- ✓ **First Boot Device**
Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled
- ✓ **Second Boot Device**
Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled
- ✓ **Third Boot Device**
Options: Floppy / LS120 / Hard Disk / CDROM / ZIP100 / USB-FDD / USB-ZIP / USB-CDROM / LAN / Disabled
- ✓ **Boot Other Device**
Options: Enabled / Disabled
- ✓ **Boot Up Floppy Seek**
Options: Enabled / Disabled
- ✓ **Boot Up NumLock Status**
Options: Off / On


- ✓ **Gate A20 Option**
Options: Normal / Fast
- ✓ **Typematic Rate Setting**
Options: Enabled / Disabled
- ✓ **Typematic Rate (Chars/Sec)**
Options: 6 / 8 / 10 / 12 / 15 / 20 / 24 / 30
- ✓ **Typematic Delay (Msec)**
Options: 250 / 500 / 750 / 1000
- ✓ **Security Option**
Options: Setup / System
- ✓ **APIC Mode**
Options: none
- ✓ **MPS Version Control For OS**
Options: 1.1 / 1.4
- ✓ **OS Select For DRAM > 64MB**
Options: Non-OS2 / OS2
- ✓ **HDD S.M.A.R.T. Capability**
Options: Enabled / Disabled
- ✓ **Full Screen LOGO Show**
Options: Enabled / Disabled

4.4.1 CPU Feature



- ✓ **Delay Prior to Thermal**
Options: none
- ✓ **C1E Function**
Options: Auto / Disabled
- ✓ **Execute Disable Bit**
Options: Enabled / Disabled

4.4.2 Hard Disk Boot Priority



✓ **[list of available devices]**

Options: this dialog allows you to set the order in which the available bootable devices shall be accessed for an attempt to boot.

✓ **Attention!**

in this sub menu the buttons <Page Up>, <Page Down>, <+> and <-> have a different function than in the rest of the setup: They serve to move the items of the list up or down.

4.5 Advanced Chipset Features

Phoenix - AwardBIOS CMOS Setup Utility Advanced Chipset Features		
		Item Help
DRAM Timing Selectable	[By SPD]	
x CAS Latency Time	Auto	
x DRAM RAS# to CAS# Delay	Auto	
x DRAM RAS# Precharge	Auto	
x Precharge delay (tRAS)	Auto	
x System Memory Frequency	Auto	
SLP_S4# Assertion Width	[4 to 5 Sec.]	
System BIOS Cacheable	[Enabled]	
Video BIOS Cacheable	[Disabled]	
Memory Hole At 15M-16M	[Disabled]	
► PCI Express Root Port Func	[Press Enter]	
 ** VGA Setting **		
PEG/Onchip VGA Control	[Auto]	
On-Chip Frame Buffer Size	[8MB]	
DVMT Mode	[DVMT]	
DVMT/FIXED Memory Size	[128MB]	
Boot Display	[Auto]	
Panel Scaling	[Auto]	
Panel Number	[640x480]	
↑↓←→:Move Enter:Select +/-PU/PD:Value F10:Save ESC:Exit F1:Help F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults		

- ✓ **DRAM Timing Selectable**
Options: By SPD / Manual
- ✓ **CAS Latency Time**
Options: 5 / 4 / 3 / 6 / Auto
- ✓ **DRAM RAS# to CAS# Delay**
Options: 2 / 3 / 4 / 5 / 6 / Auto
- ✓ **DRAM RAS# Precharge**
Options: 2 / 3 / 4 / 5 / 6 / Auto
- ✓ **Precharge delay (tRAS)**
Options: Auto / 4 / 5 / 6 / 7 / 8 / 10 / 11 / 12 / 13 / 14 / 15
- ✓ **System Memory Frequency**
Options: Auto / 533MHz / 667MHz
- ✓ **SLP_S4# Assertion Width**
Options: 4 to 5 Sec. / 3 to 4 Sec. / 2 to 3 Sec. / 1 to 2 Sec.
- ✓ **System BIOS Cacheable**
Options: Enabled / Disabled
- ✓ **Video BIOS Cacheable**
Options: Enabled / Disabled
- ✓ **Memory Hole At 15M-16M**
Options: Enabled / Disabled
- ✓ **PCI Express Root Port Func**
Sub menu: see "PCI Express Root Port Function" (page 62)
- ✓ **PEG/Onchip VGA Control**
Options: Onchip VGA / PEG Port / Auto

✓ On-Chip Frame Buffer Size

Options: 1MB / 8MB

✓ DVMT Mode

Options: FIXED / DVMT / BOTH

✓ DVMT/FIXED Memory Size

Options: none

✓ Boot Display

Options: Auto / CRT / TV / EFP / LFP

✓ Panel Scaling

Options: Auto / On / Off

✓ Panel NumberOptions: 640x480 / 800x600 / 1024x768 / 1280x1024 / 1400x1050 / 1600x1200 / 1280x768 /
1680x1050 / 1920x1200 / 1280x800 / 1440x900

4.5.1 PCI Express Root Port Function

Phoenix - AwardBIOS CMOS Setup Utility PCI Express Root Port Func		
PCI Express Port 1	[Auto]	Item Help
PCI Express Port 2	[Auto]	
PCI Express Port 3	[Auto]	
PCI Express Port 4	[Auto]	
PCI-E Compliancy Mode	[v1.0a]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

✓ **PCI Express Port 1**

Options: Auto / Enabled / Disabled

✓ **PCI Express Port 2**

Options: Auto / Enabled / Disabled

✓ **PCI Express Port 3**

Options: Auto / Enabled / Disabled


✓ **PCI Express Port 4**

Options: Auto / Enabled / Disabled

✓ **PCI-E Compliancy Mode**

Options: v1.0a / v1.0

4.6 Integrated Peripherals



- ✓ **OnChip IDE Device**
Sub menu: see "OnChip IDE Devices" (page 64)
- ✓ **Onboard Device**
Sub menu: see "Onboard Devices" (page 65)
- ✓ **SuperIO Device**
Sub menu: see "SuperIO Devices" (page 66)

4.6.1 OnChip IDE Devices

Phoenix - AwardBIOS CMOS Setup Utility OnChip IDE Device		
IDE HDD Block Mode	[Enabled]	Item Help
IDE DMA transfer access	[Enabled]	
On-Chip Primary PCI IDE	[Enabled]	
IDE Primary Master PIO	[Auto]	
IDE Primary Slave PIO	[Auto]	
IDE Primary Master UDMA	[Auto]	
IDE Primary Slave UDMA	[Auto]	
*** On-Chip Serial ATA Setting ***		
SATA Mode	[IDE]	
On-Chip Serial ATA	[Disabled]	
SATA PORT Speed Settings	[Disabled]	
PATA IDE Mode	[Secondary]	
SATA Port	P0,P2 is Primary	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **IDE HDD Block Mode**
Options: Enabled / Disabled
- ✓ **IDE DMA transfer access**
Options: Enabled / Disabled
- ✓ **On-Chip Primary PCI IDE**
Options: Enabled / Disabled
- ✓ **IDE Primary Master PIO**
Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4
- ✓ **IDE Primary Slave PIO**
Options: Auto / Mode 0 / Mode 1 / Mode 2 / Mode 3 / Mode 4
- ✓ **IDE Primary Master UDMA**
Options: Disabled / Auto
- ✓ **IDE Primary Slave UDMA**
Options: Disabled / Auto
- ✓ **SATA Mode**
Options: IDE / RAID / AHCI
- ✓ **On-Chip Serial ATA**
Options: Disabled / Auto / Combined Mode / Enhanced Mode / SATA Only
- ✓ **SATA PORT Speed Settings**
Options: Disabled / Force GEN I / Force GEN II
- ✓ **PATA IDE Mode**
Options: none
- ✓ **SATA Port**
Options: none

4.6.2 Onboard Devices

Phoenix - AwardBIOS CMOS Setup Utility Onboard Device		
USB Controller	[Enabled]	Item Help
USB 2.0 Controller	[Enabled]	
USB Keyboard Support	[Disabled]	
Azalia/AC97 Audio	[Auto]	
Touch	[Enabled]	

↑↓←→:Move Enter:Select +/- /PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **USB Controller**
Options: Enabled / Disabled
- ✓ **USB 2.0 Controller**
Options: Enabled / Disabled
- ✓ **USB Keyboard Support**
Options: Enabled / Disabled
- ✓ **Azalia/AC97 Audio Select**
Options: Auto / Azalia / AC97 Audio and Modem / AC97 Audio only / AC97 Modem only / All
Disabled
- ✓ **Touch**
Options: Enabled / Disabled

4.6.3 SuperIO Devices

Phoenix - AwardBIOS CMOS Setup Utility SuperIO Device		
		Item Help
Onboard FDC Controller	[Enabled]	
Onboard Serial Port 1	[3F8/IRQ4]	
Onboard Serial Port 2	[2F8/IRQ3]	
UART Mode Select	[Normal]	
x RxD , TxD Active	Hi,Lo	
x IR Transmission Delay	Enabled	
x UR2 Duplex Mode	Half	
x Use IR Pins	RxD2,TxD2	
Onboard Parallel Port	[378/IRQ7]	
Parallel Port Mode	[Normal]	
x EPP Mode Select	EPP1.9	
x ECP Mode Use DMA	3	
Onboard Serial Port 3	[3E8/IRQ11]	
Onboard Serial Port 4	[2E8/IRQ10]	

↑↓←→:Move Enter:Select +-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **Onboard FDC Controller**
Options: Enabled / Disabled
- ✓ **Onboard Serial Port 1**
Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto
- ✓ **Onboard Serial Port 2**
Options: Disabled / 3F8/IRQ4 / 2F8/IRQ3 / 3E8/IRQ4 / 2E8/IRQ3 / Auto
- ✓ **UART Mode Select**
Options: IrDA / ASKIR / Normal
- ✓ **RxD , TxD Active**
Options: Hi,Hi / Hi,Lo / Lo,Hi / Lo,Lo
- ✓ **IR Transmission Delay**
Options: Enabled / Disabled
- ✓ **UR2 Duplex Mode**
Options: Full / Half
- ✓ **Use IR Pins**
Options: RxD2,TxD2 / IR-Rx2Tx2
- ✓ **Onboard Parallel Port**
Options: Disabled / 378/IRQ7 / 278/IRQ5 / 3BC/IRQ7
- ✓ **Parallel Port Mode**
Options: SPP / EPP / ECP / ECP+EPP / Normal
- ✓ **EPP Mode Select**
Options: EPP1.9 / EPP1.7
- ✓ **ECP Mode Use DMA**
Options: 1 / 3

✓ **Onboard Serial Port 3**

Options: Disabled / 3F8/IRQ11 / 2F8/IRQ11 / 3E8/IRQ11 / 2E8/IRQ11

✓ **Onboard Serial Port 4**

Options: Disabled / 3F8/IRQ10 / 2F8/IRQ10 / 3E8/IRQ10 / 2E8/IRQ10

4.7 Power Management Setup

Phoenix - AwardBIOS CMOS Setup Utility Power Management Setup		Item Help
Power Supply Type	[AT]	
ACPI Function	[Enabled]	
ACPI Suspend Type	[S1(POS)]	
Run VGABIOS if S3 Resume	Auto	
Power Management	[User Define]	
Video Off Method	[DPMS]	
Video Off in Suspend	[Yes]	
Suspend Type	[Stop Grant]	
Modem Use IRQ	[3]	
Suspend Mode	[Disabled]	
HDD Power Down	[Disabled]	
Soft-Off by PWR-BTTN	[Instant-Off]	
PWRON After PWR-Fail	[On]	
Wake-Up by PCI card	[Disabled]	
Power On by Ring	[Disabled]	
x USB KB Wake-Up From S3	Disabled	
Resume by Alarm	[Disabled]	
x Date(of Month) Alarm	0	
x Time(hh:mm:ss)	0 : 0 : 0	

↑↓←→:Move Enter:Select +/-PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

✓ **Power Supply Type**

Options: AT / ATX

✓ **ACPI function**

Options: Enabled / Disabled

✓ **ACPI Suspend Type**

Options: S1(POS) / S3(STR) / S1&S3

✓ **Run VGABIOS if S3 Resume**

Options: Auto / Yes / No

✓ **Power Management**

Options: User Define / Min Saving / Max Saving

✓ **Video Off Method**

Options: Blank Screen / V/H SYNC+Blank / DPMS

✓ **Video Off In Suspend**

Options: No / Yes

✓ **Suspend Type**

Options: Stop Grant / PwrOn Suspend

✓ **MODEM Use IRQ**

Options: NA / 3 / 4 / 5 / 7 / 9 / 10 / 11

✓ **Suspend Mode**

Options: Disabled / 1 Min / 2 Min / 4 Min / 8 Min / 12 Min / 20 Min / 30 Min / 40 Min / 1 Hour

✓ **HDD Power Down**

Options: Disabled / 1 Min ... 15 Min

✓ **Soft-Off by PWR-BTTN**

Options: Instant-Off / Delay 4 Sec

- ✓ **PWRON After PWR-Fail**
Options: Former Sts / On / Off
- ✓ **Wake Up by PCI Card**
Options: Enabled / Disabled
- ✓ **Power-On by Ring**
Options: Enabled / Disabled
- ✓ **USB KB Wake Up From S3**
Options: Enabled / Disabled
- ✓ **Resume by Alarm**
Options: Enabled / Disabled
- ✓ **Date(of Month) Alarm**
Options: 1 / ... / 31
- ✓ **Time (hh:mm:ss) Alarm**
Options: insert [hh], [mm] and [ss]
- ✓ **Primary IDE 0**
Options: Enabled / Disabled
- ✓ **Primary IDE 1**
Options: Enabled / Disabled
- ✓ **Secondary IDE 0**
Options: Enabled / Disabled
- ✓ **Secondary IDE 1**
Options: Enabled / Disabled
- ✓ **FDD,COM,LPT Port**
Options: Enabled / Disabled
- ✓ **PCI PIRQ[A-D]#**
Options: Enabled / Disabled
- ✓ **HPET Support**
Options: Enabled / Disabled
- ✓ **HPET Mode**
Options: 32-bit mode / 64-bit mode

4.8 PnP/PCI Configuration

Phoenix - AwardBIOS CMOS Setup Utility PnP/PCI Configurations		
		Item Help
Init Display First	[PCI Slot]	
Reset Configuration Data	[Disabled]	
Resources Controlled By	[Manual]	
► IRQ Resources	[Press Enter]	
PCI/VGA Palette Snoop	[Disabled]	
INT Pin 1 Assignment	[Auto]	
INT Pin 2 Assignment	[Auto]	
INT Pin 3 Assignment	[Auto]	
INT Pin 4 Assignment	[Auto]	
INT Pin 5 Assignment	[Auto]	
INT Pin 6 Assignment	[Auto]	
INT Pin 7 Assignment	[Auto]	
INT Pin 8 Assignment	[Auto]	
** PCI Express relative items **		
Maximum Payload Size	[128]	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **Init Display First**
Options: PCI Slot / Onboard
- ✓ **Reset Configuration Data**
Options: Enabled / Disabled
- ✓ **Resources Controlled By**
Options: Auto(ESCD) / Manual
- ✓ **IRQ Resources**
Sub menu: see "IRQ Resources" (page 72)
- ✓ **PCI/VGA Palette Snoop**
Options: Enabled / Disabled
- ✓ **INT Pin 1 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 2 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 3 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 4 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 5 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 6 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15
- ✓ **INT Pin 7 Assignment**
Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

✓ INT Pin 8 Assignment

Options: Auto / 3 / 4 / 5 / 7 / 9 / 10 / 11 / 12 / 14 / 15

✓ Maximum Payload Size

Options: 128 / 256 / 512 / 1024 / 2048 / 4096

(Note: The Intel® 945GM and SCH US15W chipsets only support an MPL of 128B)

4.8.1 IRQ Resources

Phoenix - AwardBIOS CMOS Setup Utility IRQ Resources		Item Help
IRQ-3 assigned to	[PCI Device]	
IRQ-4 assigned to	[PCI Device]	
IRQ-5 assigned to	[PCI Device]	
IRQ-7 assigned to	[PCI Device]	
IRQ-9 assigned to	[PCI Device]	
IRQ-10 assigned to	[PCI Device]	
IRQ-11 assigned to	[PCI Device]	
IRQ-12 assigned to	[PCI Device]	
IRQ-14 assigned to	[PCI Device]	
IRQ-15 assigned to	[PCI Device]	

↑↓←→:Move Enter:Select +-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

- ✓ **IRQ-3 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-4 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-5 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-7 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-9 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-10 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-11 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-12 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-14 assigned to**
Options: PCI Device / Reserved
- ✓ **IRQ-15 assigned to**
Options: PCI Device / Reserved

4.9 PC Health Status

Phoenix - AwardBIOS CMOS Setup Utility PC Health Status		
		Item Help
On Die Digital Temp.	41°C/105°F	
Temp. Board	38°C	
Temp. DDR	43°C	
CPU Core	1.20V	
GMCH Core	1.05V	
CPU VTT	1.02V	
Memory 1.8 V	1.84V	
+3.3 V	3.29V	
+5.0 V	4.99V	
+1.5 V	1.50V	
-5 V / -12 V	-4.92V -11.64V	
12 V / DDR VTT	12.31V 0.91V	
S3.3 V / S1.2 V	3.31V 1.20V	
VBatt	3.28V	
Fan1 / 2 Speed	0 RPM 2860 RPM	
Fan3 / 4 Speed	0 RPM 0 RPM	
Board Revision	2	

↑↓←→:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults

✓ **On Die Digital Temp.**

Options: none

✓ **Temp. Board**

Options: none

✓ **Temp. DDR**

Options: none

✓ **CPU Core**

Options: none

✓ **GMCH Core**

Options: none

✓ **CPU VTT**

Options: none

✓ **Memory 1.8 V**

Options: none

✓ **+3.3 V**

Options: none

✓ **+5.0 V**

Options: none

✓ **+1.5 V**

Options: none

✓ **-5 V / -12 V**

Options: none

✓ **12 V / DDR VTT**

Options: none

✓ **S3.3 V / S1.2 V**

Options: none

✓ **VBatt**

Options: none

✓ **Fan1 / 2 Speed**

Options: none


✓ **Fan3 / 4 Speed**

Options: none

✓ **Board Revision**

Options: none

4.10 Frequency/Voltage Control



✓ **Auto Detect PCI Clk**

Options: Enabled / Disabled

✓ **Spread Spectrum**

Options: -0.25% / -0.5% / -0.75% / -1% / +-0.125% / +-0.25% / +-0.375% / +-0.5%

4.11 Load Fail-Safe Defaults

If this option is chosen, the last working setup is loaded from flash. Working means that the setup setting has already led to a successful boot process.

At the first setting of the BIOS setup, safe values are loaded which lets the board boot. This status is reached again, if the board is reprogrammed with the corresponding flash-program and the required parameters.

4.12 Load Optimized Defaults

This option applies like described under “Remarks for Setup Use” (5.1).

At first start of the BIOS, optimized values are loaded from the setup, which are supposed to make the board boot. This status is achieved again, if the board is reprogrammed using the flash program with the required parameters.

4.13 Set Password

Here you can enter a password to protect the BIOS settings against unauthorized changes. Use this option with care! Forgotten or lost passwords are a frequent problem.

4.14 Save & Exit Setup

Settings are saved and the board is restarted.

4.15 Exit Without Saving

This option leaves the setup without saving any changes.

5 BIOS update

If a BIOS update becomes necessary, the program "AWDFLASH.EXE" from Phoenix Technologies is used for this. It is important, that the program is started from a DOS environment without a virtual memory manager such as for example "EMM386.EXE". In case such a memory manager is loaded, the program will stop with an error message.

The system must not be interrupted during the flash process, otherwise the update is stopped and the BIOS is destroyed afterwards.

The program should be started as follows:

```
awdflash [biosfilename] /sn /cc /cp
```

/sn	Do not save the current BIOS
/cc	Clear the CMOS
/cp	Clear the PnP information

The erasure of CMOS and PnP is strongly recommended. This ensures, that the new BIOS works correctly and that all chipset registers, which were saved in the setup, are reinitialized through the BIOS. DMI should only be erased (option /cd) if the BIOS supplier advises to do so.

A complete description of all valid parameters is shown with the parameter "/?".

In order to make the updating process run automatically, the parameter "/py" must be added. This parameter bypasses all security checks during programming.



CAUTION

Updating the BIOS in an improper way can render the board unusable. Therefore, you should only update the BIOS if you really need the changes/corrections which come with the new BIOS version.




CAUTION

Before you proceed to update the BIOS you need to make absolutely sure that you have the right BIOS file which was issued for the exact board and exact board revision that you wish to update. If you try to update the BIOS using the wrong file the board will not start up again.

6 Mechanical Drawings

6.1 PCB: Mounting Holes



7 Technical Data

7.1 Electrical Data

Power Supply:

Board: ATX, including 2x2pin 12V connector
RTC: >= 3 Volt

Electric Power Consumption:

Board: typically 10VA (CPU and expansion cards excluded)
RTC: <= 10µA

7.2 Environmental Conditions

Temperature Range:

Operating: 0°C to +60°C (extended temperature on request)
Storage: -25°C up to +85°C
Shipping: -25°C up to +85°C, for packaged boards

Temperature Changes:

Operating: 0.5°C per minute, 7.5°C per 30 minutes
Storage: 1.0°C per minute
Shipping: 1.0°C per minute, for packaged boards

Relative Humidity:

Operating: 5% up to 85% (non condensing)
Storage: 5% up to 95% (non condensing)
Shipping: 5% up to 100% (non condensing), for packaged boards

Shock:

Operating: 150m/s², 6ms
Storage: 400m/s², 6ms
Shipping: 400m/s², 6ms, for packaged boards

Vibration:

Operating: 10 up to 58Hz, 0.075mm amplitude
58 up to 500Hz, 10m/s²
Storage: 5 up to 9Hz, 3.5mm amplitude
9 up to 500Hz, 10m/s²
Shipping: 5 up to 9Hz, 3.5mm amplitude
9 up to 500Hz, 10m/s², for packaged boards

**CAUTION**

Shock and vibration figures pertain to the motherboard alone and do not include additional components such as heat sinks, memory modules, cables etc.

7.3 Thermal Specifications

The board is specified to operate in an environmental temperature range from 0°C to +60°C (extended temperature on request). Maximum die temperature is 100°C. To keep the processor under this threshold an appropriate cooling solution needs to be applied. This solution has to take typical and maximum power consumption into account. The maximum power consumption may be twice as high and should be used as a basis for the cooling concept. Additional controllers may also affect the cooling concept. The power consumption of such components may be comparable to the consumption of the processor.

The board design includes thermal solution mounting points that will provide the best possible thermal interface between die and solution. Since we take thermal solutions seriously we have several advanced, aggressive cooling solutions in our product portfolio. Please contact your sales representative to order or discuss your thermal solution needs.



CAUTION

The end customer has the responsibility to ensure that the die temperature of the processor does not exceed 100°C. Permanent overheating may destroy the board!

In case the temperature exceeds 100°C the environmental temperature must be reduced. Under certain circumstances sufficient air circulation must be provided.

8 Support and Service

Beckhoff and their partners around the world offer comprehensive support and service, making available fast and competent assistance with all questions related to Beckhoff products and system solutions.

8.1 Beckhoff's Branch Offices and Representatives

Please contact your Beckhoff branch office or representative for local support and service on Beckhoff products.

The addresses of Beckhoff's branch offices and representatives around the world can be found on her internet pages: <http://www.beckhoff.com>

You will also find further documentation for Beckhoff components there.

8.2 Beckhoff Headquarters

Beckhoff Automation GmbH
Eiserstr. 5
33415 Verl
Germany

phone: +49(0)5246/963-0
fax: +49(0)5246/963-198
e-mail: info@beckhoff.com
web: www.beckhoff.com

8.2.1 Beckhoff Support

Support offers you comprehensive technical assistance, helping you not only with the application of individual Beckhoff products, but also with other, wide-ranging services:

- support
- design, programming and commissioning of complex automation systems
- and extensive training programs for Beckhoff system components

hotline: +49(0)5246/963-157
fax: +49(0)5246/963-9157
e-mail: support@beckhoff.com

8.2.2 Beckhoff Service

The Beckhoff Service Center supports you in all matters of after-sales service:

- on-site service
- repair service
- spare parts service
- hotline service

hotline: +49(0)5246/963-460
fax: +49(0)5246/963-479
e-mail: service@beckhoff.com

I Annex: Post-Codes

Code	Description
01h	The Xgroup-program code is written in the random access memory from address 1000:0 onwards.
03h	Initialise Variable/Routine "Superio_Early_Init".
05h	1. Cancel display 2. Cancel CMOS error flag
07h	1. Cancel 8042 (keyboard controller) Interface Register 2. Initialising and self testing of 8042 (keyboard controller)
08h	1. Test of special keyboard controllers (Winbond 977 super I/O Chip-series). 2. Enabling of the keyboard-interface register
0Ah	1. Disabling of the PS/2 mouse interface (optional). 2. Auto-detection of the connectors for Keyboard and mouse, optional: swap of PS/2 mouse ports and PS/2 interfaces.
0Eh	Test of the F000h-memory segment (Read/Write ability). In case of an error a signal will come out of the loud speakers.
10h	Auto-detection of the flash-rom-type and loading of the suitable Read/Write program into the run time memory segment F000 (it is required for ESCD-data & the DMI-pool-support).
12h	Interface-test of the CMOS RAM-logic (walking 1's"-algorithm). Setting of the power status of the real-time-clock (RTC), afterwards test of register overflow.
14h	Initialising of the chip-set with default values. They can be modified through a software (MODBIN) by the OEM-customer.
16h	Initialise Variable/Routine "Early_Init_Onboard_Generator".
18h	CPU auto-detection (manufacturer, SMI type (Cyrix or Intel), CPU-class (586 or 686)).
1Bh	Initialising if the interrupt pointer table. If nothing else is pretended, the hardware interrupts will point on "SPURIOUS_INT_HDLR and the software interrupts will point on SPURIOUS_soft_HDLR.
1Dh	Initialise Variable/Routine EARLY_PM_INIT.
1Fh	Load the keyboard table (Notebooks)
21h	Initialising of the hardware power management (HPM) (Notebooks)
23h	1. Test the validity of the RTC-values (Example: "5Ah" is an invalid value for an RTC-minute). 2. Load the CMOS-values into the BIOS Stack. Default-values are loaded if CMOS-checksum errors occur. 3. Preparing of the BIOS 'resource map' for the PCI & plug and play configuration. If ESCD is valid, take into consideration the ESCD's legacy information. 4. Initialise the onboard clock generator. Clock circuit at non-used PCI- and DIMM slots. 5. First initialising of PCI-devices: assign PCI-bus numbers - alot memory- & I/O resources - search for functional VGA-controllers and VGA-BIOS and copy the latter into memory segment C000:0 (Video ROM Shadow).
27h	Initialise cache memory for INT 09
29h	1. Program the CPU (internal MTRR at P6 and PII) for the first memory address range (0-640K). 2. Initialising of the APIC at CPUs of the Pentium-class. 3. Program the chip-set according to the settings of the CMOS-set-up (Example: Onboard IDE-controller). 4. Measuring of the CPU clock speed. 5. Initialise the video BIOS.
2Dh	1. Initialise the "Multi-Language"-function of the BIOS 2. Soft copy, e.g. Award-Logo, CPU-type and CPU clock speed...
33h	Keyboard-reset (except super I/O chips of the Winbond 977 series)
3Ch	Test the 8254 (timer device)
3Eh	Test the interrupt Mask bits of IRQ-channel 1 of the interrupt controller 8259.
40h	Test the interrupt Mask bits of IRQ-channel 2 of the interrupt controller 8259
43h	Testing the function of the interrupt controller (8259).
47h	Initialise EISA slot (if existent).

Code	Description
49h	1. Determination of the entire memory size by revising the last 32-Bit double word of each 64k memory segment. 2. Program "write allocation" at AMD K5-CPUs.
4Eh	1. Program MTTR at M1 CPUs 2. Initialise level 2-cache at CPUs of the class P6 and set the "cacheable range" of the random access memory. 3. Initialise APIC at CPUs of the class P6. 4. Only for multiprocessor systems (MP platform): Setting of the "cacheable range" on the respective smallest value (for the case of non-identical values).
50h	Initialise USB interface
52h	Testing of the entire random access memory and deleting of the extended memory (put on "0")
55h	Only for multi processor systems (MP platform): Indicate the number of CPUs.
57h	1. Indicate the plug and play logo 2. First ISA plug and play initialising – CSN-assignment for each identified ISA plug and play device.
59h	Initialise TrendMicro anti virus program code.
5Bh	(Optional:) Indication of the possibility to start AWDFLASH.EXE (Flash ROM programming) from the hard disk.
5Dh	1. Initialise Variable/Routine Init_Onboard_Super_IO. 2. Initialise Variable/Routine Init_Onbaord_AUDIO.
60h	Release for starting the CMOS set-up (this means that before this step of POST, users are not able to access the BIOS set-up).
65h	Initialising of the PS/2 mouse.
67h	Information concerning the size of random access memory for function call (INT 15h with AX-Reg. = E820h).
69h	Enable level 2 cache
6Bh	Programming of the chip set register according to the BIOS set-up and auto-detection table.
6Dh	1. Assignment of resources for all ISA plug and play devices. 2. Assignment of the port address for onboard COM-ports (only if an automatic junction has been defined in the setup).
6Fh	1. Initialising of the floppy controller 2. Programming of all relevant registers and variables (floppy and floppy controller).
73h	Optional feature: Call of AWDFLASH.EXE if: - the AWDFLASH program was found on a disk in the floppy drive. - the shortcut ALT+F2 was pressed.
75h	Detection and installation of the IDE drives: HDD, LS120, ZIP, CDROM...
77h	Detection of parallel and serial ports.
7Ah	Co-processor is detected and enabled.
7Fh	1. Switch over to the text mode, the logo output is supported. - Indication of possibly emerged errors. Waiting for keyboard entry. - No errors emerged, respective F1 key was pressed (continue): Deleting of the EPA- or own logo.
82h	1. Call the pointer to the "chip set power management". 2. Load the text font of the EPA-logo (not if a complete picture is displayed) 3. If a password is set, it is asked here.
83h	Saving of the data in the stack, back to CMOS.
84h	Initialising of ISA plug and play boot drives (also Boot-ROMs)
85h	1. Final initialising of the USB-host. 2. At network PCs (Boot-ROM): Construction of a SYSID structure table 3. Backspace the scope presentation into the text mode 4. Initialise the ACPI table (top of memory). 5. Initialise and link ROMs on ISA cards 6. Assignment of PCI-IRQs 7. Initialising of the advanced power management (APM) 8. Set back the IRQ-register.

Code	Description
93h	Reading in of the hard disk boot sector for the inspection through the internal anti virus program (trend anti virus code)
94h	1. Enabling of level 2 cache 2. Setting of the clock speed during the boot process 3. Final initialising of the chip set. 4. Final initialising of the power management. 5. Erase the onscreen and display the overview table (rectangular box). 6. Program "write allocation" at K6 CPUs (AMD) 7. Program "write combining" at P6 CPUs (INTEL)
95h	1. Program the changeover of summer-and winter-time 2. Update settings of keyboard-LED and keyboard repeat rates
96h	1. Multi processor system: generate MP-table 2. Generate and update ESCD-table 3. Correct century settings in the CMOS (20xx or 19xx) 4. Synchronise the DOS-system timer with CMOS-time 5. Generate an MSIRQ-Routing table..
C0h	Chip set initialising: - Cut off shadow RAM - Cut off L2 cache (apron 7 or older) - Initialise chip set register
C1h	Memory detection: Auto detection of DRAM size, type and error correction (ECC or none) Auto detection of L2 cache size (apron 7 or older)
C3h	Unpacking of the packed BIOS program codes into the random access memory.
C5h	Copying of the BIOS program code into the shadow RAM (segments E000 & F000) via chipset hook.
CFh	Testing of the CMOS read/write functionality
FFh	Boot trial over boot-loader-routine (software-interrupt INT 19h)

II Annex: Resources

IO Range

The used resources depend on setup settings.

The given values are ranges, which are fixed by AT compatibility. Other IO ranges are used, which are dynamically adjusted by Plug & Play BIOS while booting.

Address	Function
0-FF	Reserved IO area of the board
170-17F	IDE2
1F0-1F7	IDE1
278-27F	LPT2
2E8-2EF	COM4
2F8-2FF	COM2
370-377	FDC2
378-37F	LPT1
3BC-3BF	LPT3
3E8-3EF	COM3
3F0-3F7	FDC1
3F8-3FF	COM1

Memory Range

The used resources depend on setup settings.

If the entire range is clogged through option ROMs, these functions do not work anymore.

Address	Function
A0000-BFFFF	VGA RAM
C0000-CFFFF	VGA BIOS
D0000-DFFFF	AHCI BIOS / RAID / PXE (if available)
E0000-EFFFF	System BIOS while booting
F0000-FFFFFF	System BIOS

Interrupt

The used resources depend on setup settings.

The listed interrupts and their use are given through AT compatibility.

If interrupts must exclusively be available on the ISA side, they have to be reserved through the BIOS setup. The exclusivity is not given and not possible on the PCI side.

Address	Function
IRQ0	Timer
IRQ1	PS/2 Keyboard
IRQ2 (9)	(COM3)
IRQ3	COM1
IRQ4	COM2
IRQ5	(COM4)
IRQ6	FDC
IRQ7	LPT1
IRQ8	RTC
IRQ9	
IRQ10	
IRQ11	
IRQ12	PS/2 Mouse

Address	Function
IRQ13	FPU
IRQ14	IDE Primary
IRQ15	(IDE Secondary)

PCI Devices

All listed PCI devices exist on the board. Some PCI devices or functions of devices may be disabled in the BIOS setup. Once a device is disabled other devices may get PCI bus numbers different from the ones listed in the table.

AD	INTA	REQ	PCI	Dev.	Fkt.	Controller / Slot
16	-	-	0	0	0	Host Bridge (GMCH) ID27A0
18	A	-	0	2	0	VGA Graphics (GMCH) ID27A2
12	(A)	-	0	28	0	PCI Express Port 1 (ICH)
12	(B)	-	0	28	1	PCI Express Port 2 (ICH)
12	(C)	-	0	28	2	PCI Express Port 3 (ICH)
12	(D)	-	0	28	3	PCI Express Port 4 (ICH)
12	(A)	-	0	28	4	PCI Express Port 5 (ICH)
12	(B)	-	0	28	5	PCI Express Port 6 (ICH)
13	(A)	-	0	29	0	USB UHCI Controller #1 (ICH) ID27C8
13	(B)	-	0	29	1	USB UHCI Controller #2 (ICH) ID27C9
13	(C)	-	0	29	2	USB UHCI Controller #3 (ICH) ID27CA
13	(D)	-	0	29	3	USB UHCI Controller #4 (ICH) ID27CB
13	(A)	-	0	29	7	USB 2.0 EHCI Controller (ICH) ID27CC
14	-	-	0	30	0	PCI-to-PCI Bridge (ICH) ID244E
14	(A)	-	0	30	2	AC '97 Audio Controller (ICH) ID27DE
14	(B)	-	0	30	3	AC '97 Modem Controller (ICH)
15	-	-	0	31	0	LPC Controller (ICH) ID27B8
15	(A)	-	0	31	1	IDE Controller (ICH) ID27DF
15	(B)	-	0	31	2	SATA Controller (ICH)
15	(B)	-	0	31	3	SMBus Controller (ICH) ID27DA
18	A	0	m	2		External Slot 1
19	B	1	m	3		External Slot 2
20	C	2	m	4		External Slot 3
24	(E)	-	n	8	0	LAN Intel 82562GZ (ICH) ID27DC

SMB Devices

Address	Function
10-11	Standard slave address
60-61	Reserviert by BIOS
88-89	BIOS defined slave address
A0-A1	DIMM 1
A2-A3	DIMM 2
A4-AF	Reserved by BIOS
D2-D3	IDTCV111PAG
D4-D5	ICS9P952